########################################
###      !!!READ ME PLEASE!!!        ###
########################################

########################################
# File description
########################################

ten_gb_subsys.do
 - Please edit the project_dir variable
 - Use this script to run simulation of sample subsystem (MAC+PHY+PLL)

tb_top_eval.v
 - Testbench top of sample subsystem 
 
ten_gbe_pcs_test.v
 - 10GBase-R PCS
 
ten_gbe_pll.v
 - 64/66 PLL
 
ten_gbe_subsys.sv
 - top wrapper of subsystem

########################################
# How to run Radiant Flow
########################################
 - Add the top wrapper eval/ten_gbe_subsys.sv and eval/tb_top_eval.v in 'Input File' together with the generated MAC
 to run Radiant implementation of subsystem


####################################################################################################################################################

## Versa file description (hardware version of eval-MAC+PHY)
tb_top_versa.sv
 - Testbench of sample versa 
 
versa_top.sv
 - Top-level module of versa

versa.pdc
 - Design constraint of versa

## How to run Radiant Flow for versa (with Synplify Pro)
 - Add the eval top module 'eval/versa_top.sv' into 'Input Files'
 - Add the eval testbench  'eval/tb_top_versa.sv' into 'Input Files' for 'Simulation' only, in the 'Include for' option
 - Add the eval constraint 'eval/versa.pdc' into 'Post-Synthesis Constraint Files'
 - Run 'Synthesize Design' -> 'Map Design' -> 'Place & Route Design' -> 'Export Files'
 - Do make sure LFG1156 package is selected (aligned with device used in Avant Versa board)

## How to run simulation for versa
 - 'Tools' -> 'Simulation Wizard' -> 'Next' with default options
 - In ModelSim, 'Simulate' -> 'Run' -> 'Run -All'