The Divider IP core is a one-clock divider which completes one integer division every clock. It supports signed or unsigned inputs and provides configurable output latency.
LIFCL-40, LIFCL-17, LFD2NX-40, LFD2NX-17