

DC-SCM LTPI IP Core - Lattice Propel Builder

User Guide

FPGA-IPUG-02200-1.1

August 2022

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

Figures

Tables

Acronyms in This Document

1. Introduction

The Lattice Semiconductor DC-SCM LVDS Tunneling Protocol and Interface (LTPI) IP Core is an Open Computer Project (OCP) Data Center – Secure Control Module (DC-SCM) Standards compatible solution which is introduced in the DC-SCM 2.0 Specification. DC-SCM aims to move common server management, security and control features from a typical motherboard into a module designed in different form factors (horizontal, vertical). The basic idea is to enable a common security and management module form and interface which can be used across datacenter platforms.

From a Data Center perspective, DC-SCM enables a common management and security to be deployed across a higher percentage of platforms. It also enables deployment of management and security upgrades on platforms within a generation without redesign of more complex components. From development perspective, this enables solution providers to remove customer specific solutions from the more complex components (such as motherboards). This enables greater leverage of higher complexity components across platforms.

LTPI is a protocol and interface designed for tunneling various low-speed signals between HPM and SCM. The LTPI protocol goes over the LVDS (Low Voltage Differential Signals) electrical interfaces supported by majority of the CPLDs and FPGAs. This is the next generation protocol for DC-SCM 2.0 as the replacement to two Serial GPIO (SGPIO) interfaces. The LVDS interface provides higher bandwidth and better scalability than the SGPIO interface. It allows for tunneling of not only GPIOs but also low speed serial interfaces such as I^2C and UART. It is also extensible with additional proprietary OEM interfaces and provides support for raw Data tunneling between HPM CPLD and SCM CPLD.

Also, the DC-SCM LTPI IP Core provides a solution for minimal wire connection between two FPGAs to provide TDM-based bidirectional communication, aggregating multiple data such as I^2C , GPIO and UART to add more flexibility to a customer's system and board design. This solution is compliant with Datacenter-ready Secure Control Module (DC-SCM) 2.0.

1.1. Quick Facts

[Table 1.1](#page-6-3) presents a summary of the DC-SCM LTPI IP.

Table 1.1. DC-SCM LTPI IP Quick Facts

1.2. Features

The key features of the DC-SCM LTPI IP include:

- Compliant with OCP DC-SCM 2.0 LTPI 1.0 Specifications
- Link initialization, discovery and negotiation.
- Supports Multi-Channel Serial Interface
- Supports LVDS
- Supports up to 5 channels aggregation/disaggregation in total
- Supports GPIO, I²C, UART, OEM, and Data channel aggregation
- For I²C interface, each can be configured as Controller, Target or Controller/Target (for multi-controller/main).
- Supports up to 800 Mbps LVDS data rate for MachXO3™ family devices

© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

- Supports AMBA 3 APB Protocol v1.0 for register access of the soft IP and Data Channel
	- Supports PREADY, a ready signal to indicate completion of an APB transfer
	- PSLVERR is only supported in Data Channel related access (error signal indicating failure of a transfer)

1.3. Conventions

1.3.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.3.2. Signal Names

Signal names that end with:

- *_n* are active low (asserted when value is logic 0)
- *_i* are input signals
- *_o* are output signals
- *_io* are bidirectional signals

1.3.3. Attribute Names

Attribute names in this document are formatted in title case and italicized (*Attribute Name*).

2. Functional Descriptions

2.1. Overview

High-level block diagram of DC-SCM LTPI IP is shown i[n Figure 2.1.](#page-8-2) Data received from external channels are aggregated and transmitted from SCM side to Host Processor Module (HPM) through Low Voltage Differential Signaling (LVDS). Data received from HPM is de-aggregated and remapped to external channels.

Figure 2.1. High-Level Block Diagram

The functional block diagram of DC-SCM LTPI IP set as either "SCM" or "HPM" is shown in [Figure 2.2.](#page-8-3)

^{© 2022} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Figure 2.3. DC-SCM LTPI End-to-End SCM to HPM Connection Functional Block Diagram

DC-SCM/HPM LTPI IP is consists of Multiplexor, Frame Generator/Parser, 8b/10b Encoder/Decoder, Word Aligner/Link Synchronizer and GDDR Transmit and Receive modules. In transmit mode, direction of data flow is from Multiplexor to GDDR Tx. In receive mode, the data path is from GDDR Rx to Multiplexor. An instance of this IP has both Rx and Tx paths available that work simultaneously.

Data received from the user-side are considered valid data streams for transmit. Payload within frames received are considered valid.

2.2. Signal Description

Table 2.1. DC-SCM LTPI IP Core Signal Description

Notes:

- 1. Available only if *Enable Low Latency GPIO Channel==Enabled*.
- 2. Available only if Enable Normal Latency GPIO Channel==Enabled.
- 3. Available only if Enable I²C Channel==Enabled.
- 4. Available only if *Enable UART Channel==Enabled*.
- 5. Available only if *Enable OEM Channel==Enabled*.
- 6. Available only if *Enable Data Channel==Enabled*.
- 7. Available only if *Enable Miscellaneous Signals==Enabled*.
- 8. Available only if *Enable Protocol Information Signals == Enabled*. These information can be used when programming the IP.

9. Available only if *Enable Data Channel==Enabled* and *IP Mode==HPM*.

2.3. Attribute Summary

The configurable attributes of the DC-SCM LTPI IP Core are shown in [Table 2.2](#page-12-1) and are described in [Table 2.3.](#page-15-0) The attributes can be configured through the IP Catalog's Module/IP wizard of the Lattice Radiant software.

Table 2.2. Attributes Table

© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

^{.0 2022} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal**
All other brand or product names are trademarks or registered tradema

Notes:

1. Maximum speed for MachXO3 family.

2. For each channel enabled, corresponding allocated payload bits must be byte-aligned.

Table 2.3. Attributes Description

Attribute	Description			
General				
ID Number in Hex	2-byte IP Identification Number (i.e. GUID, MFR ID, Vendor ID, Board ID, Revision)			
IP Mode	Indicates if IP is meant to be used for SCM or HPM.			
	Internal State Machine is different between two modes.			
LTPI Version (Major)	Indicates the major LTPI version number.			
LTPI Version (Minor)	Indicates the minor LTPI version number.			
LTPI Version	Displays the concatenated major and minor LTPI version.			
I/O Type	I/O type for PHY interface.			
Customize CRC Polynomial	When enabled, CRC polynomial and initial value can be customized.			
CRC-8 Polynomial in Hex	Specifies the CRC-8 polynomial to use. This presupposes that x ⁸ is already set to 1,			
	thus, most significant bit must be excluded when setting the polynomial hex value, that is Polynomial 8'h07 translates to $x^8 + x^2 + x^1 + 1$.			
CRC-8 Initial Value	Initial state of CRC-8 engine.			
Enable Miscellaneous Signals	When enabled, miscellaneous signals (that is error/flag signals) are brought out as			
	port/s.			
Enable Protocol Information Signals	When enabled, signals under Protocol Information section in Table 2.1 are brought			
	out as port/s. These signals are also available in CSR.			
Enable Clock Compensation	When enabled, the IP performs frame drop or frame repeat to control the CDC FIFO			
	underflow or overflow. This is to ensure that when such case is encountered, frame alignment won't be lost. This is suggested to be enabled for cases when there is			
	significant difference between the SCM, HPM, and IP system clock. For more details,			
	refer to Clocks and Reset section.			
Frame Settings				
Data Frame Type	Specifies the frame type for data frames.			
	Custom - customizable by the user.			
	Default I/O - predefined based on DC-SCM LTPI 2.0 specifications.			

^{.0 2022} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal**
All other brand or product names are trademarks or registered tradema

2.4. Register Description

DC-SCM LTPI soft IP registers are shown i[n Table 2.4.](#page-18-2)These are accessed through APB completer interface. When Data Channel is enabled, this is accessed starting from address 0x00000400 onwards.

Figure 2.4. Register Address Space

Note:

1. Refer to th[e Lattice Interrupt Interface \(LINTR\) User Guide](https://www.latticesemi.com/view_document?document_id=52297) (FPGA-UG-02039) for details of these registers.

Table 2.5. Access Type Definition

2.5. Implementation Flow

2.5.1. Tunneling

2.5.2. State Machine

2.5.2.1. PHY states

2.5.2.2. GDDR Clock Synchronization State

During initialization, IP must commence start-up by performing internal DDR synchronization through GDDR synchronization control ports. GDDR synchronization is required by the DDR interface to properly synchronize DDR related clocks. Successful GDDR synchronization is indicated by the assertion of sync_ready_o.

Every time there is a change in working frequency of the IP, GDDR synchronization must be performed by either restarting synchronization through sync_start_i or performing synchronization reset through sync_rst_i. Synchronization must be done only after target clock becomes stable. GDDR clock synchronization logic is always clocked by sync_clk_i.

2.5.2.3. Link Training – Link-Detect State

Link-Detect state is divided into two subparts:

- 1. Link-Detect Frame Alignment: After initial DDR clock synchronization, IP goes to Link-Detect Frame alignment state. This state is used to broadcast the speed capability of the links by sending Link-Detect Frames. Content of Link-Detect Frame is shown in [Table 2.7.](#page-28-5) Tx continuously transmits Link-Detect Frame while Rx continuously receives the frames. Rx uses the received Link-Detect frames to do word alignment and start of frame detection. When word alignment is done and start of frame is found, state transitions to Link-Detect after three frames with correct CRC are received.
- 2. Link-Detect: Frame counter is started after frame alignment is done. When Rx has already receive at least seven consecutive Link-Detect Frames and Tx has transmitted at least 255 Link-Detect Frames, IP transitions to next state, Link Training - Link-Speed state. If one side moves to the next stage faster and already starts sending Link Speed Frame, the *slower* side shall move to next state immediately without completing required number of Tx and Rx frames. SCM and HPM can transition to Link-Speed state asynchronously.

2.5.2.4. Link Training – Link-Speed State

Link-Speed state is used to define the target operating speed of SCM and HPM. Target speed is determined based on the fastest clock capability (through Link-Detect Frames in Link-Detect state) that is common between SCM and HPM. During this state, Link-Speed Frame is continuously transmitted across SCM and HPM. Content of Link-Speed Frame is shown in [Table 2.8.](#page-29-3)

To transition to Advertise state from Link-Speed state, following conditions must be satisfied:

- If SCM: Tx has already transmitted at least 7 Link-Speed Frames
- If HPM: Rx has already received at least 3 Link-Speed frame with the same target speed set

If after 255 Link-Speed Frames are received and no same target speed is detected in the received frames, IP goes back to Link-Detect state and link_err_o port is asserted.

2.5.2.5. Advertise State

During the Advertise state, the IP must switch to the target speed based on the Link-Speed frames broadcasted in Link Training – Link-Speed state.

The Advertise state is divided into two subparts:

1. Advertise – Frame Alignment – After DDR clock synchronization, IP goes to Advertise – Frame alignment state. This state is used to broadcast the feature capability of the IP through Advertise Frames. Content of Advertise Frame is shown in [Table 2.9.](#page-30-0) Advertise frame is continuously transmitted between SCM and HPM for at least 1 ms. Rx uses the received Advertise frames to do word alignment and start of frame detection in operational frequency. When word alignment is done and start of frame is found, state transitions to Advertise after three frames with correct CRC are received.

2. Advertise – This is the main part of Advertise where Frames are being used to interpret the LTPI capabilities of the other side.

Both SCM and HPM shall keep sending Advertise Frames for at least 1ms to allow the link to stabilize at the operational frequency. If three consecutive frames are lost during Advertise state, IP goes back to GDDR synchronization state and link_err_o port is asserted. Initialization and Link-Training must be performed again.

If at least three consecutive Advertise Frames are received and Tx has already transmitted Advertise frames for at least 1 ms, depending on the *IP Mode* set in the attribute, IP transitions to different states. If IP is set as SCM, IP goes to Configuration state when Feature Configuration is ready. Refer to [Request Features](#page-38-4) section for details on how to set the feature configuration request in order to move the IP to Configuration state. If IP is set as HPM, IP goes to *Accept* state when it receives at least one Configuration Frame from SCM. If SCM completed 1ms transmission requirement first and already starts sending Configure Frame, HPM shall immediately switch to Accept without completing the 1ms transmission requirement.

In cases when the IP goes back to Advertise state from either Configuration or Accept state due to feature mismatch, user must set Configuration ready again.

2.5.2.6. Configuration State (for SCM only)

During this state, SCM transmits Configure Frames. Configure Frame indicates the requested features and frame content is shown in [Table 2.16.](#page-32-2) If a matched Accept Frame from HPM is received, IP goes to L0 state. If within 32 frames and matched Accept Frame is not received, IP goes back to Advertise state and IP_CTRL.reqcfg_rdy is automatically cleared. A matched frame is equivalent to Accept Frame from HPM with the same enabled features as Configure Frame sent by SCM (request feature bits equals to accept feature bits). If three frames are lost, the IP goes back to GDDR synchronization state and link_err_o port is asserted. Initialization and Link-Training must be performed again.

2.5.2.7. Accept State (for HPM only)

During this state, HPM broadcasts the accepted features from the received Configure Frame from SCM. Accept Frames is the AND logic of feature capability (Advertise Frame) and requested features (Configure Frame) and frame content is shown i[n Table 2.17,](#page-33-0) with the exception of UART feature field which is based on highest baud rate supported. IP continuously transmits Accept Frames to SCM until it receives L0 Frames. If L0 Frames are not received within 15 frames, IP goes back to Advertise state. If three frames are lost, the IP goes back to GDDR synchronization state and link_err_o port is asserted. Initialization and Link-Training must be performed again.

2.5.2.8. L0 State

Normal operation happens in L0 state. If three consecutive frames are lost or system reset is detected, IP goes back to DDR synchronization state and initialization and Link-Training must be performed again. If frame lost is detected, link_err_o port is asserted. If soft reset is detected, IP goes back to Advertise state.

2.6. Frame Format

2.6.1. Frame Format

Figure 2.8 Frame Illustration

Table 2.6. Frame Format Contents

[Table 2.6](#page-28-4) illustrates the frame format. First byte indicates the start of frame and this depends on the frame format (that is Link-Training frames, Data frames). This is followed by an 8-bit symbol that indicates the frame sub-type, the 13-byte frame data and the 8-bit CRC byte of the frame.

2.6.2. Different Frame Formats

2.6.2.1. Link-Detect Frame

Link-Detect Frames are transmitted during Link Training – Link-Detect state. Base frequency for Speed Capability is 25 MHz.

Table 2.7 Link-Detect Frame Format

© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Figure 2.9. LTPI_VER Byte Mapping

Figure 2.10. SPEED_CAP Byte Mapping

2.6.2.2. Link-Speed Frame

Link-Speed Frames are transmitted during Link Training – Link-Speed state.

Table 2.8. Link-Speed Frame Format

Figure 2.11. Target Speed Processing Illustration

^{© 2022} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Target speed is determined based on the fastest clock capability that is common between SCM and HPM. In the example in [Figure 2.11,](#page-29-2) SCM supports 200 MHz, 100 MHz, and 25 MHz DDR clocks while HPM supports 100 MHz and 25 MHz DDR clocks. The fastest common speed between the two is 100 MHz DDR. The IP uses this as the target speed for Link-Speed Frame.

2.6.2.3. Advertise Frame

Advertise Frames are transmitted during Advertise state. Advertise Frame is consists of the feature capabilities of SCM and HPM.

Table 2.9. Advertise Frame Format

Platform Field bit mapping is shown i[n Table 2.10.](#page-30-1)

Table 2.10. Platform Field Bit Mapping

Capabilities Type value is shown in [Table 2.11.](#page-30-2)

Table 2.11. Capabilities Type Details

Feature Capability mapping is dependent on the Capabilities Type Selected. When OEM defined is used, the IP uses the default feature settings set during IP generation for each external channels (for example, I²C bus follows the speed bus 100 kHz/400 kHz set during IP generation). Definition of actual feature mapping for OEM defined capability type is out of scope of the soft IP.

Notes:

1. Total Number of NL GPIO is the summation of input and output NL GPIO set in the IP.

2. Echo support is always enabled for I²C channel.

3. Unused local bus interface must be driven to HIGH if bus is initially enabled during IP configuration but is disabled during final LTPI feature configuration states.

Table 2.13. Feature Capability Mapping for Custom I/O Frame (0x81)

Notes:

- 1. Total Number of NL GPIO is the summation of input and output NL GPIO set in the IP.
- 2. Echo support is always enabled for I ²C channel.

Table 2.14. Feature Capability Mapping for OEM Defined (0x82-0xFF)

Table 2.15. UART Baud Rate Encoding

2.6.2.4. Configure Frame

Configure Frames are transmitted by SCM during Configuration state. Configure Frame is consists of the requested features set by SCM.

Table 2.16. Configure Frame Format

Byte Sequence	Symbol	Corresponding Register	
	K28.6	CFG SYMBOL	
	D _{1.0}	REQFT SYMBOL	
	Capabilities Type	N/A	
	Request Feature 1	REQ FEATURE3 0[7:0]	
	Request Feature 2	REQ FEATURE3 0[15:8]	

^{© 2022} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

2.6.2.5. Accept Frame

Accept Frames are transmitted by HPM during Accept state. This frame indicates which features are accepted by the HPM.

Table 2.17. Accept Frame Format

Accept Frame is the AND logic of feature capability (Advertise Frame) of HPM and requested features (Configure Frame) from SCM with the exception of UART feature field which is based on highest baud rate supported. For UART field, requested baud rate is accepted as long as it is less than or equal to the HPM UART baud rate set in the Feature Capability field.

If *Capabilities Type* is OEM defined, Accept Frame is the AND logic of all fields of feature capability (Advertise Frame) of HPM and requested features (Configure Frame) from SCM.

2.6.2.6. Data/I/O Frames

Data/I/O frames are transmitted during L0 state. Depending on which *Data Frame Type* is selected, frame is mapped accordingly. Data frame payload mapping and frame sub-type summary is shown i[n Table 2.18.](#page-34-0)

Table 2.18. Data Frame Type Summary

Custom I/O Frame

Custom I/O frame is a basic I/O frame format in which frame fields are customizable by the user. Tx generates a 12-byte wide payload with length varying depending on the payload size set per frame per channel. If user-set payload length is less than 12-bytes, payload is padded with 0s to complete the 12-byte payload. NL Frame Counter always occupies 15th byte of Custom I/O frame.

Least significant byte of payload is automatically allocated to channel 0. Order of payload allocation is as follows: Low Latency GPIO, Normal Latency GPIO, I²C, UART, OEM, with Low Latency GPIO set to occupy the least significant byte of the payload (Payload_byte[0]). If any of the channels is disabled, the next priority channel takes its payload field. Depending on number of payload bits set per channel, allocation follows an incrementing order for channel and byte assignment.

[Table 2.19](#page-34-1) lists a sample Custom I/O frame with user-custom payload setting of 2 bytes LL GPIO, 2 bytes NL GPIO, 6 1²C buses, 2 UART buses, and 4 bytes OEM.

Table 2.19. Sample Custom I/O Format

Default I/O Frame

Default I/O frame is also a basic I/O frame format but channel allocation is predefined based on DC-SCM LTPI standard. This is used to aggregate normal and low latency GPIOs, I²C, UART, and OEM with fixed number of channels and frame allocation bytes. NL Frame Counter always occupies third byte of Default I/O frame.

^{© 2022} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

Table 2.20. Default I/O Format

Data Frame

Data Frame is a memory-type frame format used when Data Channel is enabled. This is considered as a Random-Access frame and is only sent on demand when there is a Data Write/Read request. In this data frame type, only low-latency GPIO and Data Channel are processed. Payload byte allocation is predefined. Refer t[o Data Channel](#page-48-1) section for the actual command mapping. For cases when *Enable Low Latency GPIO Channel* == Disabled, LL GPIO 01/02 are set to high by default.

Table 2.21. Data Frame General Format

© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-IPUG-02200-1.1 36

2.6.3. CRC

The information stored in the last byte of a valid frame is an eight order CRC code (CRC-8). This is used to detect transfer errors in the payload. The CRC is calculated for the entire data in the LTPI frame after the Comma Symbol (Frame Sub-Type plus payload).

Depending on the polynomial set in the *CRC-8 Polynomial in Hex* attribute, the IP computes for the payload CRC-8. Default CRC-8 definition is shown below.

- Polynomial $x^8 + x^2 + x^1 + 1$
- CRC-8 Polynomial in Hex 8'h07
- CRC-8 Initial Value – 8'h00

2.6.4. Frame Interleave

When Data Channel is disabled, the LTPI frame transfer is just a continuous stream of I/O frames.

Figure 2.12. LTPI Frame Stream without Data Channel

When Data Channel is enabled, the LTPI frame transfers an interleaved transfer of I/O and Data frames, depending on when Data Frames are available.

Figure 2.13. LTPI Frame Interleave with Data Channel

2.7. Functional Blocks

2.7.1. Multiplexor

Multiplexor interfaces with the external channel. After link training and feature negotiation, IP samples data from external channels. All sampled data are considered valid data. Module switches sampling between each channel to form the payload. In cases when the sampled ports are incomplete, the IP pads 0s to complete the channel payload.

[Figure 2.14](#page-37-3) shows the sample waveform. Assuming each channel has 1 byte allocation in the frame payload, and synchronous sampling of payload happened at positive edge of t_1 , resulting frame is shown in [Figure 2.15.](#page-37-4)

Figure 2.14. Sample waveform

Depending on the protocol of the external channel connected, different sampling and remapping algorithms are implemented for frame generation/parsing. Refer to [External Channel Interface Handling](#page-39-0) for more details.

2.7.2. Frame Generator and Parser

Frame generator and parser generates and recovers the packets for LTPI transfer. Frame generator is used by Tx to generate the frames to be sent over to communicating receiver. Frame parser is used by Rx to parse the received frame. General content of a frame is shown i[n Figure 2.8.](#page-28-3) One complete frame is consists of header, payload, and footer. Actual content of the frame depends on the type of frame being generated/parsed. Refer to [Frame Format](#page-28-0) section for details.

2.7.3. 8b/10b Encoder/Decoder

The IP performs 8b/10b encoding/decoding for data transmitted/received to/from receiving host. For Tx, 8-bit data is converted to a 10-bit data based on encoding specified in IEEE Standard 802.3, Table 36–1a–e and Table 36–2 before it is transmitted. For Rx, the 10-bit data received from host is decoded and converted back to 8-bit format.

2.7.4. Serializer/Deserializer

Communication between SCM and HPM in LTPI is in serial form. IP serializes the data through generic DDR interface. Likewise for the Rx mode, data is de-serialized through DDR interface. DDR clock and data follow center-alignment (90 degrees phase shift with respect to each other). Dynamic switching from LVDS SDR to DDR mode is implemented through emulating SDR by sending the same data in both edge of LVDS clock.

Parallel to serial conversion and vice versa follows little endian scheme. Least significant bit of the parallel data is transmitted first in LVDS data bus.

Figure 2.16. Parallel to Serial Conversion Order

2.7.5. Word Aligner

Word aligner is used by GDDR Rx to align the incoming data. After GDDR synchronization, word aligner continuously rotate the received parallel data by asserting ALIGNWD port of GDDR Rx module until it is able to get the correct word alignment. This ALIGNWD port is used by GDDR to rotate the data by 1 bit.

Depending on the current state of the IP, different patterns are used by the word aligner. During Link-Training, *LT_SYMBOL* and *LDFT_SYMBOL* are used. During Advertise state, *CFG_SYMBOL* and *ADVFT_SYMBOL* are used.

2.7.6. CSR

APB interface is used to access the IP CSR module. This CSR module contains different registers that can be used to configure the IP. For complete list of supported registers, refer to [Table 2.4.](#page-18-2)

2.8. IP Programming Sequence

Clock switching and feature capability information are available in both CSR and IP ports. User can opt to get information from either IP ports when *Enable Protocol Information Signals == Enabled* or CSR when interrupts are enabled.

2.8.1. Clock Switching

During link-training and negotiation, SCM and HPM transmit their corresponding speed capability and IP parses this information to generate the target speed. Target speed information is available in both CSR and IP ports.

If interrupt is enabled, once IP is able to negotiate the target speed, the INT_STATUS.tgt_spd_vld_int interrupt is asserted to indicate that target speed information is available. Target speed information is available in register TGT_SPD. After reading this register, INT_STATUS must be cleared. Similarly, such information are also available in IP ports tgt_spd_o and tgt_spd_vld_o. When tgt_spd_vld_o is asserted, it indicates that target speed is already valid and available in tgt_spd_o.

If interrupt is enabled, when IP is ready for clock reconfiguration, the INT_STATUS.clk_cfg_int interrupt is asserted. During this time, clock should be reconfigured to the target frequency based on the information read from TGT_SPD. Once external clock reconfiguration is done, INT_STATUS must be cleared. Likewise, such information is also available in IP port clkcfg_en_o. When asserted, it indicates clock can be reconfigured to target frequency.

2.8.2. Request Features

The feature request is primarily for *IP Mode == SCM*. Once IP is in Advertise state and feature capability is properly received, when interrupt is enabled, INT_STATUS.rx_feat_vld_int interrupt is asserted to indicate that received feature capability is already valid. Received feature capability information are available in registers RX_FEATURE3_0 and RX_FEATURE7_4. After reading these registers, INT_STATUS must be cleared. The user can use the information to determine the features to be requested. Likewise, such information are also available in IP ports rx_feat_cap_o and rx_feat_cap_vld_o. When rx_feat_cap_vld_o is asserted, it indicates that received feature capability is already valid and available in rx_feat_cap_o.

By default, REQ_FEATURE3_0 and REQ_FEATURE7_4 are set to whatever feature capability are set during IP generation. If user intends to update the feature request, these registers must be programmed accordingly.

Once request feature related programming is done, user must set IP_CTRL.reqcfg_rdy. This register is used by the IP to determine if request related feature programming is done and feature negotiation can be resumed.

If *Automatically move to Configuration State* (IP_CTRL.auto_cfgen) is set during IP configuration, the IP automatically transitions to Configuration state after completing the required frame transmission for Advertise state, without waiting for Feature related programming and IP_CTRL.reqcfg_rdy to be set and done.

Only when either IP_CTRL.reqcfg_rdy or IP_CTRL.auto_cfgen is properly set that IP goes to Configuration state. IP_CTRL.reqcfg_rdy is automatically set to default value when soft reset is applied during normal operation state.

2.9. External Channel Interface Handling

During L0/Normal Operation state, the IP samples data from external channels and create frames. Different tunneling principles are implemented for each external channel interface.

Channel	Capture Method	Tx and Rx Synchronization	Channel Characteristics	
GPIO	Sampling	Asynchronous	Captured signal levels are transmitted directly through LTPI ٠	
			Low Latency GPIO are updated in every LTPI frame ٠	
			Normal Latency GPIO are split across multiple frames with Frame ٠ counter that used to identify the NL GPIO subset	
UART			Captured signal levels are transmitted directly through LTPI \bullet	
			UART signals are oversampled ٠	
			Multiple samples are tunneled in every LTPI Frame ٠	
Event/State 1^2C		Synchronous	¹² C states are encoded into LTPI events and events are tunneled \bullet through LTPI	
	Detection		¹² C Clock stretching is used while waiting for synchronization to be ٠ completed after event is transmitted and for I ² C state/event from the other side of LTPI interface	
Data	Random Access		Data bus transaction such as Data Read and Write are encoded ٠ into LTPI Events	
			Completion indication of Bus Operation is used to synchronize ٠ access to the Data Bus	

Table 2.22. Tunneling Principles for Different Channels

© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

2.9.1. GPIO Channel

Figure 2.17. GPIO Pin List

For normal and low latency GPIO, payload allocation for both Rx and Tx frames depends on the *NL/LL GPIO Payload Width per Frame* attribute set. For low latency GPIO, each GPIO pin is directly mapped to frame and is updated every frame transfer. For normal latency GPIO, each GPIO pin update can span to multiple frame transfer.

In the LL GPIO example in [Table 2.23,](#page-39-2) two bytes are allocated for LL GPIO payload per frame. If there is a total of 8 *LL GPIO Input Data Width*, IP samples the 8-bit LL GPIO input pins and pad 0s to the remaining 8-bit to complete the two byte payload allocation. For the received frames, IP remaps the received LL GPIO payload into the available GPIO output pins.

For NL GPIO, in Tx, IP samples the NL GPIO input ports based on *NL GPIO Payload Width per Frame* attribute set and multiplexes sampling around the total *NL GPIO Input Data Width* set. Index sampling is determined by NL Frame Counter which occupies the third byte of Default I/O frame and 15th byte of Custom I/O frame. This information is used by SCM and HPM to decode which index of NL GPIO is being tunneled in the current frame. Maximum count value (*M*) indicates the number of frames it takes to update all available NL GPIO pins. When NL PGIO is disabled, frame counter is fixed to 1. NL Frame Counter takes non-zero value that wraps around every *M* count based on equation below:

> If NL GPIO Data Width \geq NL GPIO Payload Width per Frame: $M = Ceiling(\frac{NL \text{ } GPIO \text{ } Data \text{ } Width \text{ } max}$ NL GPIO Payload Width per Frame⁾ Else: $M = 1$:

In the example in [Table 2.23,](#page-39-2) one byte is allocated for NL GPIO payload per frame. If there is a total of 64 *NL GPIO Input Data Width*, IP switches sampling between each 8-bit GPIO input pins per sampling time with NL Frame Counter starting at 1, until it is able to wrap around the total input pins with NL Frame Counter wrapping around at 8. For the received frames, IP remaps the received NL GPIO payload into the GPIO output pins. Depending on *NL GPIO Output Data Width,* IP switches distribution between each 8-bit GPIO output pins until it is able to wrap around the total pins. Refer to [Figure 2.18](#page-41-1) for illustration.

2.9.2. I ²C Channel

Figure 2.19. I²C Pin List

Since I²C bus is bidirectional in nature and handshaking is required between controller and target, I²C channel mode must be set to either Controller or Target mode through *I ²C Channel Mode* attribute. When IP is meant to interface with an external I²C controller, *I ²C Channel Mode* must be set to Controller. When IP is meant to interface with an external I²C target, *I ²C Channel Mode* must be set to Target.

Same with other channels, payload allocation for both Rx and Tx frames depends on the *I ²C Bus interface per Frame* attribute set. When enabled, I²C bus interface is updated every non-Data Channel frame transfer. Tunneling of the I²C channel uses the Clock Stretching method defined in the ¹²C specifications to compensate for the LTPI latency and turnaround time. Each I²C events are encoded and captured on one side and recovered on the other side of LTPI.

Table 2.24. I²C Events Encoding

Each I²C bus is equivalent to 4-bit payload data as shown in [Table 2.24.](#page-42-1) In the example i[n Table 2.23,](#page-39-2) for six I²C buses, three bytes of payload are allocated for I²C channel per frame correspondingly.

Table 2.25. I²C Event Payload Mapping

[Figure 2.21](#page-42-0) shows the l^2C bus event exchange. The echo support is required by the IP. Event is initiated by the Controller. Once *event request* is detected in LTPI, the communicating party acknowledges receipt by transmitting back the encoded *event echo* to the requestor through LTPI, and when event is successful, it transmits *event received* packets. While either waits for feedback from the communicating party, clock stretching is done on local SCL bus to prevent new transactions while the current one is on-going. Encoded packets are continuously transmitted until new event is generated. Red lines indicate the Clock Stretching done on SCL bus.

Table 2.26. I²C Event Request Flow

2.9.2.1. Glitch Filter

IP Core has integrated glitch filter to remove 50 ns noise/spike as recommended by the I²C Bus Spec for Standard and Fast modes. The glitch filter is applied to both the SCL and SDA signals before they are fed to internal logic. Thus, the 1^2C signals seen by the IP Core is delayed by a number of clock cycles (~50 ns +1 clock cycle). The filter depth is automatically adjusted based on the input system clock. Due to implementation of glitch filter, minimum of 40 MHz input system clock is required for IP with I²C channel enabled to work correctly. When I²C channel is enabled, IP must be configured to a setting that has equivalent input system clock that is greater than or equal to 40 MHz (that is 400 MHz LVDS clock). IP with I²C channel enabled does not work if input system clock is less than 40 MHz. For list of I²C support limitation, refer to [Appendix B.](#page-58-0)

2.9.3. UART Channel

Figure 2.22. UART Pin List

The UART channel is used to tunnel physical UART interfaces between SCM and HPM through LTPI. The UART channel supports tunneling of multiple full-duplex UART interfaces with flow control signals.

UART mechanism is similar to LL GPIO except that UART Transmit Data and Receive Data lines are oversampled by a factor of 3 and the three consecutive samples are being encoded in every LTPI Frame as shown in [Figure 2.23.](#page-46-2)

To maintain a sampling duty cycle close to 50%, UART sampling is done every four system clock cycle intervals in every frame as shown in [Figure 2.24.](#page-47-0) The same sampling distribution is implemented in regenerating the UART data.

Figure 2.24. LTPI UART Sampling Distribution

Each UART bus is allocated 4-bit in the frame. Payload allocation for both Rx and Tx frames depends on the *UART Bus interface per Frame* attribute set.

[Table 2.23](#page-39-2) shows one byte is allocated for UART payload per frame, which is equivalent to two UART buses. [Table 2.27](#page-47-2) lists the content of each UART bus.

Table 2.27. UART Bus Content

For Tx, IP samples the UART input ports. If there is a total of 2 UART buses and *UART Bus interface per Frame* is set to 2, IP samples the two buses.

For the received frames, IP remaps the received payload into the UART output pins (i.e. uart_tx_i[0] to uart_rx_o[0], uart _ctrl_i[0] to uart _ctrl_o[0], and so on). The IP follows the same Tx multiplexing mechanism. The IP distributes data to each of the two UART buses.

Figure 2.25. UART Mechanism

2.9.4. OEM Channel

For OEM, pins are set as bidirectional and payload allocation for both Rx and Tx frames depends on the *OEM Payload Width per Frame* attribute set. It follows the sampling mechanism similar to LL GPIO except that when enabled, OEM interface is updated only every non-Data Channel frame transfer. IP samples the OEM ports based on *OEM Payload Width per Frame* attribute set. [Table 2.23](#page-39-2) shows the two bytes are allocated for OEM payload per frame. If there is a total of 16 *OEM Data Width*, IP samples the 16-bit OEM pins per sampling time.

Regardless of the direction, Tx always samples the OEM bidirectional pins when creating the Tx packet. Similarly, Rx always sends out the received OEM data to OEM bidirectional pins. It is up to the user to control the intended direction of the I/O through oem output en i. When this port is high, I/O is set as an output. When this port is low, I/O is set as input.

Figure 2.27. OEM Mechanism

2.9.5. Data Channel

Figure 2.28. Data Channel Pin List

^{© 2022} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

Data channel allows tunneling of standardized Read and Write requests to addressable memory spaces. DC-SCM LTPI soft IP supports APB interface for Data Channel and can be accessed on-demand when enabled with BMC always acting as the initiator of requests. SCM always acts as the pseudo-completer device, and HPM always acts as pseudo-requester.

Figure 2.29. APB Interface for SCM and HPM

In SCM, Data channel can be initiated through APB access to register address starting from 0x00000400 onwards. In HPM, Data channel access is through a separate APB requester interface.

Table 2.28. Data Channel Command Encoding

Command	Parameters	Description	8-bit Event Encoding	
Read Request	Address	Command indicates a request to read data from	0x00	
		specific address.		
Write Request	Address and Data	Command indicates a request to write data to a specific	0x01	
		address.		
Read Completion	Address and Data	Command indicates a read operation is completed.	0x02	
Write Completion	Address	Command indicates a write operation result.	0x03	
CRC Error	N/A	Command indicates a Data Frame was received with	0x04	
		CRC error and operation won't be completed.		
Reserved	Reserved	Reserved	$0x05 - 0xFF$	

Depending on the command request, each data channel byte is mapped to each payload byte in the data frame.

Table 2.30. Data Mapping for Operation Status and Byte Enable of Data Channel

Notes:

1. All 4-byte data are considered valid.

2. For read and write operation completion status, status is processed from PSLVERR input to APB Requester interface.

The tag field described in [Table 2.29](#page-49-2) is generated from data ch i and is reconstructed to data cho of the remote IP. It is sampled and updated once every active Data channel access in APB interface. Definition and/or information that this field carries is outside of scope of the IP and is customer specific. In cases when this field is not intended to be used, this must be tied to a known value.

The time it takes to finish a complete end-to-end APB transaction varies depending on the APB clock frequency used and target device response. APB completer interface in SCM extends the transfer by driving APB_READY to LOW until it receives the response from HPM. This means that only one Data Channel transaction is processed by SCM at a time and that transaction should either be completed or terminated in order to process a new request. In a simple case with external APB completer device connected to HPM implementing a NO WAIT response mechanism, it might take approximately 10-15 LTPI frames to finish a complete transaction.

The sample use of Data Channel is shown in [Figure 2.30](#page-50-0) and the timing diagram of a complete end-to-end transaction is shown in [Figure 2.31.](#page-51-0)

Figure 2.30. Example of Data Channel Usage

Figure 2.31. Sample SCM to HPM APB Transaction

APB completer interface in SCM receives Data Channel transaction request (that is write operation) from the connected external APB requester. SCM processes the transaction and holds APB_READY to LOW to extend the transfer. SCM encodes the write request to LTPI Data Channel command and transmits the frame to HPM through LTPI. HPM decodes the received data channel frame and drives the APB requester interface accordingly. APB requester interface in HPM waits for the response of the external APB completer device. Once external APB completer device drives APB_R_READY to HIGH, HPM generates a completion frame and sends it back to SCM through LTPI. SCM decodes the received data channel frame and drives the APB completer interface accordingly by toggling APB_READY.

The internal registers of the IP set as HPM can also be accessed through Data Channel, but it is up to the user to connect the APB completer interface of the HPM IP to the appropriate bus interconnect[. Figure 2.32](#page-51-1) shows the sample block diagram.

2.9.5.1. CRC Error Command Handling

When CRC error command is received, operation on data bus cannot be executed. The LTPI side which detected the CRC error should drop the frame and inform the remote side of the CRC error received by sending the dedicated Data Channel Command indicating CRC error. The other LTPI side can make a decision of retransmission or return error to the originator of Data Channel access. [Table 2.31](#page-52-1) lists the summary of how IP processes CRC error for Data Channel.

Table 2.31. Summary of Data Channel CRC handling

2.10. Clocks and Reset

Below are the list of clocks used by the IP. [Figure 2.33](#page-53-0) shows the general clock topology.

- Sync clock (sync_clk_i) is used for internal GDDR clock synchronization. This clock should be the equal or less than the slowest clock in the system and is asynchronous with respect to the other clocks of the IP.
- Edge clock (eclk_i) and 90 degree phase shifted edge clock (eclk90_i) are clocks used by the GDDR Tx soft IPs for gearrelated processing. These clocks must be source synchronous and frequency is equivalent to the target LVDS PHY frequency. All CDC transfers in the DDR domain are already handled by the hard IPs instantiated to implement the DDR clock tree.
- GDDR Rx generates core clock (sclk) based on received LVDS Rx clock from LTPI. All CDC transfers in the DDR domain are already handled by the hard IPs instantiated to implement the DDR clock tree.
- Both DDR Tx and Rx blocks generate core clock (sclk) which are used to clock the read operation of the internal Tx FIFO and write operation of the internal Rx FIFO respectively. Frequency of SCLK is dependent on LVDS PHY mode and DDR gearing used.
- A system clock (clk i) is used to clock the write operation of Tx FIFO and read operation of the Rx FIFO. This clock is also used to clock the transmit and receive related logic.

It is assumed that external channels are operating at very much lower frequencies compared to the operating system clock of the IP.

Figure 2.33. General Clocking Topology (Main)

The IP only supports external clock switching from base to target frequency. Clock implementation is outside of scope of the IP. No PLL is used inside the IP, and it is up to the user to correctly configure the clock. DC-SCM LTPI 2.0 requires dynamic switching of clock from base frequency to target frequency. This requires reconfiguration of GPLL/clock source that clocks the DDR interface. Refer to [Clock Switching](#page-38-3) section for details.

To avoid FIFO underflow/overflow in the Tx and Rx domains, system clock must match the input/output throughput of the FIFO. In system clock's perspective, data width of FIFO is always 10-bit wide. Suggested clocking implementation is shown in [Figure 2.34.](#page-53-1)

Figure 2.34. Suggested Clocking Implementation (Follower)

Either SCM or HPM should be set as the main source of clock and has an independent clocking system. The other module uses the incoming LVDS Rx clock as reference clock of the clock generation logic (that is PLL) and serves as clock follower. Implementing such ensures that clocks are properly synchronized between SCM and HPM.

[Figure 2.35](#page-54-2) shows the Device 1 (SCM) is set as the main source of clock and has independent PLL reference clock sourcing. Device 2 (HPM) uses the LVDS clock coming from Device 1 as reference clock of its PLL. Device 2 serves as the clock follower. It is up to the system level design to set which is the main source of clock. In cases when Lattice IP is paired with non-Lattice SCM or HPM device, Lattice IP should always be the clock follower.

Figure 2.35. End to End Clocking Implementation

2.10.1. Clock Computations

LVDS Mode = $2 (DDR); 1 (SDR) bit/s per clock$

 DDR Gear = 8 (MachXO3) $LVDS$ $Clock = PHP$ $Data$ $Rate / LVDS$ $Mode$ $Edge \; Clock = LVDS \; Clock$

 $SCLK = LVDS$ Clock / (DDR Gear / LVDS Mode)

 $CLK_I = PHY Data Rate / 10$

2.10.2. Sample Clock Computations

Below is a sample configuration for 25 MHz SDR LVDS Base Clock Frequency:

- PHY Interface Data Rate = 25 Mbps
- LVDS Mode = 1 (SDR) bit/s per LVDS clock
- DDR Gear = 8
- PHY internal clocking
	- \bullet LVDS Clock = 25 Mbps / 1 = 25 MHz
	- \bullet Edge Clock = 25 MHz
	- SCLK = 25 MHz / $(8/1)$ = 3.125 MHz
	- System Clock must match the PHY side throughput
	- CLK_I = 25 Mbps / 10 = 2.5 MHz

Below is a sample configuration for 400 MHz DDR LVDS Target Clock Frequency Clock:

- PHY Interface Data Rate $= 800$ Mbps
- LVDS Mode $= 2$ (DDR) bit/s per LVDS clock
- $DDR Gear = 8$

© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

- PHY internal clocking
	- \bullet LVDS Clock = 800 Mbps / 2 = 400 MHz
	- Edge Clock = 400 MHz
	- \bullet SCLK = 400 MHz / (8/2) = 100 MHz
	- System Clock must match the PHY side throughput
	- CLK $I = 800$ Mbps $/ 10 = 80$ MHz

2.10.3. Clock Compensation

For special cases that recommended clocking implementation is not followed, IP supports an optional frame drop and frame repeat to compensate for clock difference during FIFO underflow and overflow. This is enabled through *Enable Clock Compensation* attribute. For FIFO overflow, IP may drop up to two frames until FIFO recovers. For IP underflow, IP may send up to two dummy frames to fabric logic until FIFO recovers.

In cases that FIFO performs frame drop or frame repeat, IP may encounter expected CRC error and internal latency from frame logic to PHY and vice versa might increase. For cases that link-lost is encountered due to significant clock difference in the FIFO read and write operations, it is outside of scope of the IP to perform recovery.

2.10.4. Reset

Asynchronous active low reset (reset_n_i) with synchronous release is implemented as system reset of the IP. It is recommended to implement a reset synchronizer circuit in high-level/system design when this IP is used, and reset_n_i must be synchronized to the input system clock (clk_i).

2.11. Error Impact, Handling, and Recovery

Table 2.32. IP Error Handling

Table 2.33. CRC Error Impact on LTPI Channels

Table 2.34. Timeout Impact on LTPI Channels

.0 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal**
All other brand or product names are trademarks or registered tradema

FPGA-IPUG-02200-1.1 57

Appendix A. Resource Utilization

[Table A.1](#page-57-1) shows resource utilization of DC-SCM LTPI default configuration for the LCMXO3L using Synplify Pro of Lattice Diamond software.

Table A.1. Resource Utilization

Note: Utilization data is generated using a sample IP configuration for LCMXO3L-9400C-6BG484C with Strategy set to default setting. Number may vary when using a different software version or targeting a different device density, synthesis tool, or speed grade. For Static Timing Analysis, IP is tested in both -5 and -6 speed grade. For better performance in certain cases, user is recommended to run multiple iterations of Place and Route and/or set Optimization Goal to *Timing* in Strategy Section of SW tool.

Appendix B. Limitations

The following lists the 1^2C channel supports:

- I²C tunneling support is limited to Standard (100 kHz) and Fast (400 kHz) modes only
- Echo support is always enabled

References

For complete information on Lattice Project-Based Environment, Design Flow, Implementation Flow and Tasks, as well as on the Simulation Flow, see the Lattice Propel Builder User Guide.

- MachXO3 [FPGA-Web Page in latticesemi.com](https://www.latticesemi.com/Products/FPGAandCPLD/MachXO3)
- Lattice Memory Mapped Interface [and Lattice Interrupt Interface User Guide \(FPGA-UG-02039\)](https://www.latticesemi.com/view_document?document_id=52297)

Technical Support Assistance

Submit a technical support case through [www.latticesemi.com/techsupport.](http://www.latticesemi.com/techsupport)

Revision History

Revision 1.1, August 2022

Revision 1.0, June 2022

www.latticesemi.com