The Boot ROM is designed to be fully compatible with the AHB-Lite standard. The IP supports read only access, when ever the write access is initiated error signal will assert. The bridge allows translation of signals from the AHB-L bus into memory compatible signals, which can be directly interpreted by the core memory implementation
LIFCL
| 1.0.0 | Initial release. |